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Abstract: In this paper, two different high bandwidth conver-
ter control strategies are discussed. One of the strategies is for 
voltage control and the other is for current control. The conver-
ter, in each of the cases, is equipped with an output passive filter. 
For the voltage controller, the converter is equipped with an LC 
filter, while an output has an LCL filter for current controller. 
The important aspect that has been discussed the paper is to 
avoid computation of unnecessary references using high-pass 
filters in the feedback loop. The stability of the overall system, 
including the high-pass filters, has been analyzed. The choice of 
filter parameters is crucial for achieving desirable system per-
formance. In this paper, the bandwidth of achievable perfor-
mance is presented through frequency (Bode) plot of the system 
gains. It has been illustrated that the proposed controllers are 
capable of tracking fundamental frequency components along 
with low-order harmonic components. Extensive simulation re-
sults are presented to validate the control concepts presented in 
the paper. 
 Index Terms: Voltage Source Converters, Voltage Control, 
Current Control, Bandwidth, Bode Plot. 
 
I. INTRODUCTION 
 
OWER ELECTRONIC dc-ac converters are either current 
source type or voltage source type. Current source inver-
ters (or converters) convert dc current to ac voltages, while 
voltage source converters (VSCs) convert dc voltages into ac 
voltages. Many of the distributed generators (DGs), like solar 
photovoltaic (PV) cells, fuel cells, produce dc voltages. Oth-
ers, like wind, tidal, produce ac voltages with varied frequency 
and cannot be directly connected to the grid. Their output vol-
tages are therefore rectified to produce dc voltages, which are 
converted ac voltages by the converter. Therefore voltage 
source converters are commonly used for grid connection of 
DGs [1-3]. 
In this paper, we shall investigate the structure and control 
of voltage source converters (VSCs). A VSC, being a switch-
ing device, can introduce harmonics in the system due switch-
ing of power semiconductors. To suppress these harmonics, 
passive filter circuits are used. Therefore the VSC controller 
should be designed such that the overall filter-converter circuit 
is dynamically stable. In this paper, state feedback based 
switching controller design both for voltage and current track-
ing are discussed. The closed-loop bandwidth of the converter-
filter structure is analyzed using Bode plot. It will be hig-
hlighted how the desired tracking performance can be ob-
tained by tuning the high pass filter gains. Extensive simula-
tion results are presented to validate the proposals. 
 
 
 
II. CONVERTER AND FILTER STRUCTURE 
 
A single-phase full bridge VSC that is supplying an RL load 
is shown in Fig. 1. The converter dc side is supplied by a vol-
tage source Vdc. The converter contains four switches S1 to S4. 
The switches in each leg are complementary, i.e., when S1 is 
S4 is off and vice versa. The main idea is to control the switch-
es such are a desired current is tracked through i or a desired 
voltage is produced across the terminals AB. The aim of the 
converter control is to generate the switching signal u = ± 1. 
 
Fig. 1. A single-phase voltage source converter structure. 
 
The single-phase equivalent circuit of a converter, with its 
associated filter, is shown in Fig. 2. Two types of filters are 
commonly used – inductance-capacitance (LC) type and in-
ductance-capacitance-inductance (LCL) type. In Fig. 2, the 
filter inductors are denoted by L1 and L2, while the capacitor is 
denoted by C. The voltage across the capacitor is denoted by 
vc. The resistances R1 and R2 are the associated with the induc-
tances L1 and L2 respectively, arising due to their finite quality 
factor. 
        
(a)            (b) 
Fig. 2. Single-phase VSC equivalent circuit with (a) LC and (b) LCL filter. 
 
III. VOLTAGE CONTROL WITH LC FILTER 
 
In this section, we shall discuss a voltage control strategy, 
for which the LC filter structure will be employed. We shall 
also present an example, which will highlight the design 
process. 
 
A. State Feedback Control 
 
Defining a state vector as xT = [vc    i1], the state space equa-
tion of the system can be written from Fig. 2 (a) as 
P
cBuAxx +=                    (1) 
where uc is the feedback control law, based on which the con-
verter switching signal u = ± 1 is generated and the matrices A 
and B are 
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There are various converter control strategies. However we 
shall adopt the linear quadratic regulator (LQR) based state 
feedback control. This was used in [4], where it was shown 
that hysteretic current control for such system can lead to an 
unstable operation. Assuming that the references for the states 
are available and are denoted by xref = [vcref   i1ref], the state 
feedback control law is given as 
( )refc xxKu −−=                  (2) 
where K = [k1   k2] is the feedback gain matrix, which is com-
puted based on LQR and design parameters. The schematic 
diagram of the control law is given in Fig. 3 (a). 
The LC filter structure is most suitable for tracking the out-
put voltage, where the voltage reference (vcref) can be pre-
specified. However, it is rather difficult to find a reference 
(i1ref) for the converter output current i1. One approach can be 
to set this reference to zero. This will however lead to incor-
rect control action. To avoid this problem, a state transforma-
tion has been used in [4]. This is however feasible only when 
the overall system structure and rough estimates of the system 
parameters are known a priori. Therefore this solution cannot 
be stated as a general solution.  
It should be noted that the current i1 should only contain 
lower frequency components, while its high frequency com-
ponents should be zero. Therefore, if we pass this current 
through a high-pass filter (HPH), then we expect the output 
(i1HPF) of the filter to be zero. The HPF structure is given by 
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where α determines the cutoff frequency of the filter. The con-
troller structure is with the HPF is shown in Fig. 3 (b). 
 
Fig. 3. Three different feedback control structures: (a) full state feedback, (b) 
partial state feedback with high-pass filter and (c) partial state feedback with 
feed forward control. 
 
It may also be desirable to use a feed forward of the voltage 
reference in order to obtain better tracking characteristics. This 
is shown in Fig. 3 (c), where the reference voltage is multip-
lies by a constant η and is added to the feedback signals. In 
any of the control schemes, the converter switching pulses are 
obtained from the computed values of uc. This is discussed 
next. 
 
B. Pulse Width Modulated (PWM) Control 
 
For the control of the VSC, we shall use a bi-polar switch-
ing strategy [5]. This is shown in Fig. 4. This consists of a 
triangular carrier waveform (vtri), which varies from − 1 to + 1 
with a duty ratio of 0.5 (Fig. 4 a). The control output is sam-
pled twice in each cycle, one at the negative peak of the carrier 
waveform and once at the positive peak. The sampler is as-
sumed to be an impulse modulator that consists of a train of 
pulses as shown in Fig. 4 (a). The control signal (uc) is shown 
in Fig. 4 (c). The control signal is sampled by the sampler of 
Fig. 4 (b) and is held by a zero order hold (ZOH) circuit. The 
output uc* of the ZOH is shown in Fig. 4 (d), while its inverse 
(−uc*) is shown in Fig. 4 (e). 
 
Fig. 4. PWM switching control: (a) carrier waveform, (b) sampler pulse train, 
(c) the control signal (d) sampled and ZOH output and (d) negative of the 
sampled and ZOH output. 
 
The switching pulses (u = ± 1) is generated by comparing 
uc* and −uc* with the carrier waveform (vtri). With respect to 
Fig. 1 for a single-phase inverter, the algorithm is given by 
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It can be seen from (4-5) that operations of the switch pairs 
S1-S4 and S3-S2 are complementary. However, in order to pre-
vent both the switches of a leg to be ON at a given time (shoot 
through fault), a small delay, called the blanking period, is 
introduced between the operations of two switches of the same 
leg. Most commercial inverters automatically introduce the 
blanking period. However this period is not considered in this 
analysis. 
C. Closed-Loop Converter Model 
 
Ignoring delay, we can assume that the average over the 
switch period is obtained by a linear modulator as in [5]. The 
PWM amplifier can then be considered as an ideal unit gain 
amplifier, i.e., we can assume uc = u. Under this condition, the 
open-loop is the same as given by (1). We now derive the 
closed-loop system model. Let us first consider the transfer 
function of the HPF, given by (3). This can be written as 
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where i1LPF is given by 
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Equation (7) can be expressed in differential equation form as 
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d
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Let us now define a new state vector as xeT = [vc    i1    i1LPF]. 
Then combining (1) with (8), we get an augmented state space 
equation of the form 
ceeee uBxAx +=                   (9) 
where 
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The discrete-time equivalent (9) is given as 
( ) ( ) ( )kGukFxkx cee +=+1          (10) 
where k is the time index and the matrices F and G are [6] 
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From Fig. 3 (c), the feedback control law is given by 
( ) ( ) ( ) ( ) ( )kikkvkkvkku HPFccrefc 1211 −−+= η      (11) 
Substituting (6) in (11), we get 
( ) ( ) ( ) ( ) ( ) ( )
[ ] ( ) ( ) ( )kvkkxkkk
kikkikkvkkvkku
crefe
LPFccrefc
1221
121211
++−−=
+−−+=
η
η
  (12) 
Combining (12) with (10), the closed-loop state equation is 
given by 
( ) [ ]( ) ( ) ( ) ( )kvBkkxkkkBAkx crefeeeee 12211 ++−−=+ η
                       (13) 
 
D. Numerical Examples 
 
Let us consider the system shown in Fig. 5 in which the 
converter is connected with an RL plus back emf load. The 
system parameters used and their definition are given in Table 
1. The frequency of the triangular waveform (vtri) is taken as 
15 kHz and the sampling frequency is chosen twice of this 
frequency, i.e., 30 kHz. The frequency response of the open-
loop system, which contains only the LC filter dynamics of 
(1), is shown in Fig. 6. It is obvious that the filter resonates 
around 2.2 kHz. 
 
TABLE 1: SYSTEM PARAMETERS WITH LC FILTER 
System Quantities Parameter values 
System frequency 50 Hz 
Back emf (vs) 230 V (rms) 
Load resistance (Rs) 5 Ω 
Load inductance (Ls) 11.6 mH 
Filter capacitance (C) 25 μF 
Filter inductance (L1) 0.2 mH 
Filter resistance (R1) 0.1 Ω 
DC voltage (Vdc) 350 V 
 
 
Fig. 5. H-bridge VSC with LC filter connected to an RL plus back emf load. 
 
 
Fig. 6. Open-loop frequency response with LC filter. 
 
The closed-loop frequency response, for various values of 
HPF coefficient α, is shown in Fig. 7. In this, the input is the 
voltage reference vcref and the output is the capacitor voltage 
vc. It can be seen that for a = 500, the circuit behaves like an 
ideal amplifier with a gain of 0 dB (i.e., vcref = vc) till around 3 
kHz. The 3 dB cut-off frequency is around 6.5 kHz, indicating 
that the converter-filter system will track a voltage reference 
up to this frequency. The tracking error however increases as 
α increase. However, it is still less than 2 dB, indicating a 
maximum tracking error of 20%.  
The phase of the closed-loop system, for two values of α, is 
shown in Fig. 8. It can be seen that the phase shift between the 
reference and output voltages is almost zero when the system 
frequency is 100 Hz or less. This implies that the converter is 
able to track a reference waveform of 50 Hz without any ap-
preciable phase shift. However, the phase shift increases as the 
system frequency increases. Also note that the phase shift is 
more for lower values of α. From Figs. 7 and 8, it is evident 
that α = 500 is sufficient for tracking fundamental frequency 
(50 Hz) waveforms. However, for higher frequency tracking, 
this value has to chosen as a compromise between phase error 
and magnitude error. 
 
Fig. 7. Closed-loop frequency response for various values of α. 
 
 
Fig. 8. Closed-loop phase shift for two values of α. 
 
The H-bridge converter switching behavior is shown in Fig. 
9. The intersection of the sampled control signal uc* and its 
negative with the 15 kHz triangular waveform is shown in the 
top sub-plot. As evident from Fig. 5 and (4), the voltage (vAN) 
across the first leg is generated from the intersection of uc* and 
vtri. Similarly the voltage (vBN) across the second leg is gener-
ated from the intersection of − uc* and vtri. The difference be-
tween vAN and vBN gives the converter output voltage, which 
can take on values of + Vdc (350 V), − Vdc (− 350 V) and 0 V. 
The converter leg and output voltages are also shown in Fig. 9. 
 
Fig. 9. H-bridge converter switching behavior. 
 
To evaluate the performance of voltage tracking, we con-
sider the system of Fig. 5, the data for which are given in Ta-
ble 1. First we assume that the converter is required to track a 
50 Hz voltage waveform with a peak of 230 V. The HPF coef-
ficient is chosen as α = 500. The system performance is shown 
in Fig. 10. The reference and converter output voltages are 
shown in Fig. 10 (a). The error between these two voltages is 
shown in Fig. 10 (b). It can be seen that the peak of the track-
ing error is around 10 V.  
 
 
Fig. 10. Voltage tracking performance for a 50 Hz reference voltage. 
 
Let us now choose a reference voltage that contains odd 
harmonics up to the order 19 and an additional 31st harmonics. 
The reference wave is given by 
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The reference voltage waveform is shown in Fig. 11 (a). The 
voltage tracking error for an α of 500 is shown in Fig. 11 (b), 
while that for an α of 6000 is shown in Fig. 11 (c). It can be 
seen that the magnitude of the tracking error is considerably 
less when high filter coefficient is chosen, which reduces the 
phase error – the major contributor of the tracking error. 
 
 
Fig. 11. Voltage tracking performance for a distorted reference voltage. 
 
IV. CURRENT CONTROL WITH LCL FILTER 
 
In this section, we shall highlight the control of converters 
with LCL filters. In particular, this structure is useful for cur-
rent control, where the current to be injected is pre-specified. 
 
A. Closed-loop Converter Model 
 
The single-phase equivalent circuit of the converter with 
LCL filter is shown in Fig. 2 (b). With respect to this figure, 
we define a state vector as xT = [vc    i1    i2]. The state space 
equation of the system can be written as 
pc DvBuAxx ++=               (14) 
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The purpose of the control is to track a reference current 
i2ref. We shall therefore use two HPFs, one for i1 and the other 
for vc. The HPFs are derived in the same fashion as (6-8). 
They are  
 
HPF-1 for i1: 
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where i1LPF is given by 
1
1
1
1 is
i LPF ⎟⎟⎠
⎞
⎜⎜⎝
⎛
+
=
α
α                (16) 
Equation (15) can be expressed in differential equation form 
as 
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HPF-2 for vc: 
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where vcLPF is given by 
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Equation (18) can be expressed in differential equation form 
as 
ccLPFcLPF vvvdt
d
22 αα +−=            (20) 
Let us now define a new state vector as xeT = [vc  i1  i2  vcLPF  
i1LPF]. Then combining (14), (17) and (20), we get an aug-
mented state space equation of the form 
peceeee vDuBxAx ++=              (21) 
where 
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The closed-loop control scheme is shown in Fig. 12. From this 
figure, the control law is given as 
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Combining (19) and (20), the closed-loop state equation is 
given by 
[ ]( ) perefeeeee vDiBkxkkkkkBAx ++−−−= 2321321
                       (23) 
 
 
Fig. 12. The current control structure. 
 
B. Numerical Examples 
 
Let us consider the same system as given in Fig. 13. The 
system data are given in Table 2. Let us first assume that we 
have the full system knowledge (i.e., the knowledge of the 
load resistance and inductance). In this event, vp becomes 
equal to vs and the matrix A of (14) is altered to include the 
load resistance and inductance as 
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The controller gains, obtained with the full system knowledge, 
are 
[ ]266119.658912.6254=K  
 
TABLE II: SYSTEM PARAMETERS WITH LCL FILTER 
System Quantities Parameter values 
System frequency 50 Hz 
Back emf (vs) 230 V (rms) 
Load resistance (Rs) 5 Ω 
Load inductance (Ls) 11.6 mH 
Filter capacitance (C) 25 μF 
Inside filter inductance (L1) 0.2 mH 
Inside filter resistance (R1) 0.1 Ω 
Outside filter inductance (L2) 1.25 mH 
Outside filter resistance (R2) 0.1 Ω 
DC voltage (Vdc) 450 V 
HPF-1 (α1) 5000 
HPF-2 (α2) 5000 
 
The closed-loop frequency response, as per the discrete-
time equivalent of (23), is shown in Fig. 14. It can be seen that 
the magnitude has a unit gain below 300 Hz and it starts roll-
ing off above 5 kHz. The system response while tracking a 
fundamental frequency waveform with a peak of 25 A is 
shown in Fig. 15 (a), while the tracking error is shown in Fig. 
15 (b). It can be seen that tracking error, barring some distor-
tion at the peaks of the waveform, is negligible. The distor-
tions at the peaks can be minimized by increasing the dc bus 
voltage. This may however be not always possible. 
 
 
Fig. 13. H-bridge converter with LCL filter connected to an RL plus back emf 
load. 
 
 
Fig. 14. Closed-loop frequency response with LCL filter. 
 
 
Fig. 15. Current tracking with full system knowledge. 
 
The problem with the design mentioned above is that it is 
not possible to estimate the load or the back emf most of the 
time. We therefore have to design the controller based on the 
available filter data (i.e., through 23). From the LQR design, 
these gains are given as 
[ ]428.8819.2717.16=K  
We now know that the current will be injected in series with 
an equivalent circuit with a large enough inductor. Therefore 
in order to have a better current tracking, the output inductor 
gain is increased and the gains associated with the inner induc-
tor and the filter capacitor are decreased. The controller gains 
are then modified to 
[ ]1000105=K  
The system tracking performance with the modified con-
troller gains is shown in Fig. 16. Comparing with Fig. 15, it 
can be seen that the tracking error has increased. However, 
since the peak error is below 1 A, the tracking performance is 
acceptable. In general, a current tracking can work perfectly if 
the current flows through a low impedance path. However, 
when the current has to flow through a relatively large induc-
tor, the controller has to work harder and may saturate. This 
problem does occur with a voltage controller, which directly 
controls the voltage across the shunt connected capacitor. 
 
 
Fig. 16. Current tracking with incomplete system knowledge. 
 
V. CONCLUSIONS 
 
The paper presents techniques for converter control. Two 
different converter-filter structures are considered. Two sepa-
rate controller design principles are presented, one for each 
filter structure. The bandwidth issues of the filters are also 
discussed. From the presented results and discussion, it can be 
surmised that voltage controller has a better tracking perfor-
mance than a current tracker. In this paper, we have only pre-
sented the single-phase performance of the converters, since 
most of the distributed energy resources (e.g., PV, hybrid elec-
tric vehicles etc) will be connected to the grid through such 
converters. However the analysis and design principles pre-
sented are general in nature and can be extended to include 
three-phase converters. 
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